Pipelined Parallel Implementation of CryptosystemsBased on Advanced Encryption Standard

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Design of a Fast Parallel-Pipelined Implementation of AES: Advanced Encryption Standard

We take some parts of a theoretical mobility model in a two-dimension grid proposed by Greenlaw and Kantabutra to be our model. The model has eight necessary factors that we commonly use in a mobile wireless network: sources or wireless signal providers, the directions that a source can move, users or mobile devices, the given directions which define a user’s movement, the given directions whic...

متن کامل

A Versatile Pipelined Hardware Implementation for Encryption and Decryption Using Advanced Encryption Standard

The Advanced Encryption System – AES is now used in almost all network-based applications to ensure security. In this paper, we propose a very efficient pipelined hardware implementation of AES128. The design is versatile as it allows both encryption and decryption. The core computation of AES, which is performed on data blocks of 128 bits, is iterated for several rounds, depending on the key s...

متن کامل

A pipelined implementation of the grØstl hash algorithm and the advanced encryption standard

Grøstl is a recently proposed cryptographic hash algorithm that has common structure and features with the Advanced Encryption Standard (AES). The objective of this paper is to present the design of a high speed joint implementation of Grøstl and AES with minimal resources using a pipelining method. The advantage of this implementation is that it efficiently provides both cryptographic hash fun...

متن کامل

FPGA Can be Implemented Using Advanced Encryption Standard Algorithm

This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...

متن کامل

FPGA Implementation of the Pipelined Data Encryption Standard (DES) Based on Variable Time Data Permutation

This paper describes a high-performance reconfigurable hardware implementation of the new Data Encryption Standard (DES) based on variable time data permutation. The permutation choice is variable with time. For the same data and key, the ciphered data is varied with time, so the security of the algorithm is increased. We have used the pipelining concept in our design. Our DES is implemented on...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: AL-Rafdain Engineering Journal (AREJ)

سال: 2015

ISSN: 2220-1270

DOI: 10.33899/rengj.2015.101074